The main objective of this work is to design a memory cell in Field Programmable Gate Array (FPGA) that consumes lesser power with reduced delay constraint. In the existing system, the FPGA is based on 10T Static Random Access Memory (SRAM) cell configuration in which power consumption is relatively high. The proposed work includes a Self controllable Voltage Level (SVL) circuit along with 10T SRAM cell and asynchronous counters in read circuit memory block instead of shift registers. The stand-by leakage power of 10T SRAM is reduced by incorporating a newly-developed leakage current reduction circuit called SVL circuit, with minimal overheads in terms of chip area and speed, which retains data in standby mode. In asynchronous counters, external clock is connected to the clock input of the first flip-flop only, whereas the successive flip-flops change when it is triggered by the falling edge of the previous counterparts. The various FPGA components are implemented in 180nm technology to evaluate the FPGA performance. Parameters like average power consumption and power delay product are compared with the existing system and it is found that the proposed system consumes lesser power but at the cost of the power delay product. The software tool used for design and simulation of various FPGA components is TANNER S-Edit.
1.INTRODUCTION
Power consumption concerns came into play with the appearance of the first portable electronic systems in the late 1980s. In this market, the battery lifetime is a decisive factor for the commercial success of the product. Another fact that became apparent at about the same time was that the increasing integration of more active elements per die area would lead to prohibitively large-energy consumption of an integrated circuit. A high absolute level of power is not only undesirable for economic and environmental reasons, but it also creates the problem of heat dissipation. In order to keep the device working at acceptable temperature levels, excessive heat may require expensive heat removal systems. These factors have contributed to the rise of power as a major design parameter on par with performance and die size. In fact, power consumption is regarded as the limiting factor in the continuing scaling of CMOS technology. Low-power VLSI design is becoming a key issue in designing battery driven circuits, high performance digital systems and also for storage circuits. It is said that memories, the core section of digital circuits, are the major customers of power in any digital system. Memory blocks consist of Static Random Access Memory (SRAM) cells. The power consumption and speed of SRAMs are the two important issues to be considered while designing low power VLSI circuits. The power consumption of digital CMOS circuits is generally considered in terms of three components. They are 1) dynamic power component, related to the charging and discharging of the load capacitance at the gate output. 2) short-circuit power component, related to the transition of the output line (of a CMOS gate) from one voltage level to the other, there is a period of time when both the PMOS and the NMOS transistors are on, thus creating a path from V DD to the ground, thus creating short circuit may be for a quiet small duration 3) static power component, related to leakage present even when the circuit is not switching. The first objective of this paper is to analyze the available different structures of SRAM cells and to identify the structure that consumes relatively lesser power compared to the conventional structures of the same technology. The second and major objective of this work is to determine a strategy to minimise the power consumption further. The proposed modification is to be validated using an FPGA. There are different types of techniques available for reducing power consumption in memory cells and after the exhaustive survey it is found that the SVL circuit consumes lesser power than other configurations. The Differential 10T cell is available as one of the memory cell consists of two NMOS transistors for the Read Bit Line (RBL) and two additional NMOS transistors for inverted RBL are added to the conventional 6T SRAM memory cell. It operates faster when compared to a single end 10T SRAM and in terms of power efficiency the recharge circuit leads to power overhead [3] . The Differential 10T cell proposed by Chang et al (2008) includes read disturb free operation which improves readability and write stability, but leakage current is found to be relatively high. The 12T SRAM cell uses a simple latch to connect to a bit line and also includes two additional NMOS transistors. The average power consumption of 12T SRAM is high when compared to SVL technique. There are two well known techniques available for reducing stand-by power (P st ). One is to use a multi-threshold voltage CMOS (MTCMOS). This technique reduces P st by disconnecting the power supply through the use of p-MOSFET switches (SWs) with higher threshold voltage (V th ). However, it has serious drawbacks such as the need for additional fabrication process for higher V th and the fact that storage circuits based on this technique cannot retain data [7] . The other technique involves using a variable threshold-voltage CMOS (VTCMOS) which reduces leakage current by increasing substrate-bias (V sub ). This technique also faces some serious problems, such as very low substrate-bias controlling operation, large area penalty and large power penalty due to substrate-bias supply circuits. To decrease the average power consumption, a SVL circuit is employed in this paper. There are three types of SVL circuit. Type I has an upper SVL circuit, Type II has a lower SVL circuit and Type III combines both upper SVL circuit and lower SVL circuit. In this paper Type III is used, to achieve total reduction in leakage current.
CMOS logic is a technology for constructing integrated circuits that has high noise immunity and low static power consumption. FPGA is an integrated circuit which can be used to implement any logical function [6] . and Read Bit Line (RBL). When WWL=1, the NMOS transistors i.e., N1 and N4 turns ON and when WBL=0, the transistors on the upper half of the cross coupled inverters i.e., P2 and P3 transistors turns ON and a write 0 operation is performed and gives WBL_N=0. The value ‗1' is given as input to CMOS Inverter to produce the value ‗0'. When RWL=1 and RWL_N=0, the value ‗1' is given to the transmission gate to produce the value ‗1' again without any loss of attenuation and a read 1 operation is performed. Simultaneously, a read 1 operation and a write 0 operation are performed for WBL=1. The output value from the NAND gate is given to the corresponding inverter and the values produced from the input value for the memory cell to produce the required output values [8] . 
PROPOSED WORK 3.1Operating Principle of SVL Circuit
The Type III SVL circuit along with 10T SRAM cell is shown in Figure 3 . The upper SVL consists of a single p-MOSFET switch (p-SW) and m n-MOSFET switches (n-SW) connected in series.
The -on p-SW‖ connects a power supply (V DD ) and load circuit in active mode, and -on n-SW‖ connect V DD and load circuit in standby mode. Similarly, the lower SVL circuit consists of single n-MOSFET switch (n-SW) and m p-MOSFET switch connected in series, is located between a ground level (V SS ) and the load circuit. The lower SVL circuit not only supplies V SS to the active load circuit through the -on n-SW‖ but also supplies V SS to the standby load circuit through the use of the -on pSWs‖. The gate voltage is kept at 0, the p-MOSFET is turned on and n-MOSFET is turned off. When the control signal turns on n-SW and turns off p-SW, V DD is supplied to the load circuit through m n-SWs. Thus, a drain to source voltage can be expressed as V dsn = V DD -mv, where v is the voltage drop of the single n-SW and can be changed by varying m or v. Decreasing V dsn by increasing mv will increase the barrier height of the -off n-NMOS‖ that is it will decrease the drain induced barrier lowering (DIBL) effect and therefore increases V thn . This results in a decrease in the subthreshold current of the n-MOS (I dsn ) that is the leakage current through the load circuit decreases. A negative control signal turns on p-SW and turns off n-SW so that V SS is supplied to the load circuit, thus reduced V dsn and reduces I stn . Furthermore, source voltage is increased by mv, so the substrate bias is expressed by V sub = -mv is increased. Both the reduction in the DIBL effect and the increase in the back gate bias leads to further increase in V thn. The DIBL effect of on n-MOS by incorporating Type III SVL decreases V dsn further. This technique not only retains data but also produces high noise immunity [7] . The crossbars are constructed using NMOS and PMOS transistors along with the select lines. Among the four LE outputs, two are connected to the interconnection network through the CB and form part of the LB output, while the other two LE outputs are fed back through the local switch matrix to the local Les [8] .
Figure 4 Logic Element

FPGA
The FPGA is an integrated circuit which can be used to implement any logical function that an ASIC could perform. The ability to update the functionality after shipping, partial reconfiguration of a portion of the design and the low nonrecurring engineering costs relative to an ASIC design (not withstanding the generally higher unit cost), offer advantages for many applications. FPGA contains programmable logic components called logic blocks, and a hierarchy of reconfigurable interconnects that allow the blocks to be wired together. The logic block of an FPGA can be configured in such a way that it can provide functionality as simple as that of the transistor or as complex as that of a microprocessor. It can used to implement different combinations of combinational and sequential logic functions [6] . An LB has eight logic elements (LEs) and a local switch matrix. The LEs performs the logic computations. Since logic folding localizes most of the on-chip communications, the local switch matrix is designed to assist high-speed local communications among LEs. A LE has six inputs, which are selected through the switch matrix. To provide to the 48 inputs needed for the LEs, the local switch matrix designs with 48 56-to-1 bit multiplexers (MUXs), selecting signals from 40 common inputs of the LB and 16 feedback signals (2 feedback signals per LE). The 40 common inputs arrive from the interconnection network outside the LB, and connect to the local switch matrix through CBs. In most FPGAs, the logic blocks also include memory elements, which may be simple flip-flops or more complete blocks of memory [8] . CMOS logic is a technology for constructing integrated circuits that have high noise immunity and low static power consumption.
SIMULATION AND RESULTS
The FPGA architecture of the proposed SVL memory cell has been analysed in detail and simulated using Tanner tool version 7. Tanner Tool provides fast, easy creation and editing of circuit schematics and also supports a technology-independent design methodology, allowing the user to choose a specific technology and vendor after completing the design. The circuit is characterized by using the 180nm technology with a supply voltage of 1.8volts. The functionality verification of the designed circuits is done on the Tanner tool. Schematic of the simulation stages is designed using S-Edit and netlist simulation are done by using T-spice and waveforms are analyzed through the W-edit. Both the existing and proposed models have been simulated. The table 6.1 shows the average power consumption and the power delay product between the existing and proposed technique among various simulation stages in the memory cell, read circuit in memory block, logic element and FPGA. The appreciable improvement in power consumption is evident from the first section of the comparison table for the memory cell, read circuit in memory block and FPGA. However, with respect to Logic element the power consumption and power delay product remains same. In the second section of the comparison table, the power delay product or speed up product is high when compared to existing technique. 
CONCLUSION
In this paper, 10T SRAM cell with SVL circuit has been proposed for low power operation and asynchronous circuits were used for high speed operation. Asynchronous circuits in read circuit increases the speed for computation and therefore delay is reduced. The SVL circuit overcome the problems by dynamically reducing drain source voltages and by increasing the substrate bias of -off MOSFETs‖. The stand by leakage power of SRAM memory cell architecture based on SVL is reduced. Since the leakage power is an important portion of total power in sub threshold logic, leakage reduction provides considerable total power saving. This results in emergence of portable and high performance computing devices with huge storage needs. Advantages of using SVL circuit include high noise immunity, data retentions in standby mode and also provides high speed operation. The simulation results show that the total power consumption is less when compared to the existing single end 10T SRAM cell. The software tool used to design and simulate the various FPGA components is TANNER S-Edit and implemented in 180nm Technology. It is thus concluded that the developed SVL circuit will play a major role in future CMOS logic circuits and memories.
FUTURE WORK
The various simulation stages like memory cell with SVL circuit, read circuit, Logic element and FPGA was simulated using TANNER tool version 7. It was found that the average power consumption was less when compared to the existing system but the power delay product was relatively high. Since power delay product also plays a vital role in terms of performance, it has to be reduced. This paper may be extended to reduce power delay product by using some other techniques.
